JPH0537479Y2 - - Google Patents

Info

Publication number
JPH0537479Y2
JPH0537479Y2 JP10723587U JP10723587U JPH0537479Y2 JP H0537479 Y2 JPH0537479 Y2 JP H0537479Y2 JP 10723587 U JP10723587 U JP 10723587U JP 10723587 U JP10723587 U JP 10723587U JP H0537479 Y2 JPH0537479 Y2 JP H0537479Y2
Authority
JP
Japan
Prior art keywords
lead frame
plating
plating layer
lead
jig
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP10723587U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6413151U (en]
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP10723587U priority Critical patent/JPH0537479Y2/ja
Publication of JPS6413151U publication Critical patent/JPS6413151U/ja
Application granted granted Critical
Publication of JPH0537479Y2 publication Critical patent/JPH0537479Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP10723587U 1987-07-13 1987-07-13 Expired - Lifetime JPH0537479Y2 (en])

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10723587U JPH0537479Y2 (en]) 1987-07-13 1987-07-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10723587U JPH0537479Y2 (en]) 1987-07-13 1987-07-13

Publications (2)

Publication Number Publication Date
JPS6413151U JPS6413151U (en]) 1989-01-24
JPH0537479Y2 true JPH0537479Y2 (en]) 1993-09-22

Family

ID=31341465

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10723587U Expired - Lifetime JPH0537479Y2 (en]) 1987-07-13 1987-07-13

Country Status (1)

Country Link
JP (1) JPH0537479Y2 (en])

Also Published As

Publication number Publication date
JPS6413151U (en]) 1989-01-24

Similar Documents

Publication Publication Date Title
US5454929A (en) Process for preparing solderable integrated circuit lead frames by plating with tin and palladium
EP0074168B1 (en) Device and method for packaging electronic devices
JP2617848B2 (ja) 半導体ウエハの鍍金治具
JPH0537479Y2 (en])
JPS5864056A (ja) 半導体装置
JPH03222465A (ja) リードフレームおよびその製造方法
JP3402228B2 (ja) 鉛を含まない錫ベース半田皮膜を有する半導体装置
JPS5985887A (ja) 選択めっき装置及び方法
JP3438420B2 (ja) 部分めっき装置
JP2654872B2 (ja) 半導体装置
JPH08274231A (ja) リードフレームおよびリードフレームの製造方法
JPH10237688A (ja) 長尺金属条ストライプめっき方法
JPH0813198A (ja) 接触導通用電極及びそれを用いた半導体製造装置
KR100203334B1 (ko) 다층도금 리드프레임
JP3453079B2 (ja) 接触端子とその製造方法
JPH02182886A (ja) 銀めっき剥離方法
JPH05251607A (ja) 半導体装置の外部リードの鍍金用治具およびその治具を使用した鍍金方法
KR100205331B1 (ko) 리드 프레임 및 그 도금 방법
JPH02281749A (ja) リードフレームの製造方法
JPH0521680A (ja) 樹脂封止半導体装置の表面処理法
JPS60183757A (ja) 半導体リ−ドフレ−ムの部分メツキ方法
JPS6217874B2 (en])
JP2000273692A (ja) 薄膜形成装置及びそのコンタクト治具の製造方法
JPH06132439A (ja) セラミックパッケージのめっき方法
JPH01315977A (ja) 気密端子の製造方法